JAPANESE
Side-channel Attack Standard Evaluation Board (SASEBO)
>
SASEBO Project
>
SASEBO
SASEBO
The original SASEBO FPGA board with Xilinx
®
Virtex™-II Pro devices xc2vp7 and xc2vp30.
SASEBO specification Ver. 1.0 (English)
(pdf 1.65MB)
SASEBO specification Ver. 1.0 (Japanese)
(pdf 1.72MB)
Electrical characterization test for 80 SASEBO boards
(pdf 51KB)
SASEBO-AES specification Ver. 1.3 for JCMVP (Japanese)
(pdf 1.71MB)
Side-channel Attack Standard Evaluation Board (SASEBO)
/
Page Top
HOME
SASEBO Project
Overview
SASEBO
SASEBO-G
SASEBO-GII
SASEBO-B
SASEBO-R
SASEBO-W
Cryptographic LSI & IP Cores
Physical Analysis Attack
Quick Start Guide
DPA Contest
SHA-3 Hardware
Overview
FPGA and ASIC Implementation
H/W Optimization
PUF
Publication
Member
Links
Site Map